

Gr 2826

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Keith A. Joyner, et al.

Docket No: TI-29912

Serial No: 10/068,014

Conf. No: 7239

Examiner: Victor A. Mandala

Art Unit: 2826

Filed: 02/05/2002

For: METHOD FOR MANUFACTURING AND STRUCTURE FOR TRANSISTORS WITH
REDUCED GATE TO CONTACT SPACING

OIR
JAN 16 2003
RECEIVED
U.S. PATENT AND TRADEMARK OFFICE

#4
Election
FONES
1-22-03

ELECTION

Assistant Commissioner for Patents
Washington, DC 20231

MAILING CERTIFICATE UNDER 37 C.F.R. § 1.8(a)
I hereby certify that the above correspondence is being deposited with the U.S. Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, DC 20231 on 1-10-03.

Ann Trent
Ann Trent

Dear Sir:

This election is offered in response to the Examiner's restriction requirement mailed December 16, 2002.

Applicants hereby elect to pursue Group II of Claims 1-14, drawn to method for manufacturing a transistor, without traversing the Examiner's restriction requirement.

Respectfully submitted,

Peter K. McLarty
Attorney for Applicants
Reg. No. 44,923

TECHNOLOGY CENTER 2800
JULY 17 2003
RECEIVED

Texas Instruments Incorporated
P.O. Box 655474, MS 3999
Dallas, TX 75265
(972) 917-4258